Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic