Characterization of large-scale non-uniformities in a 20k TDC/SPAD array integrated in a 130nm CMOS process