IRIS Institutional Research Information System

Griggio, Alberto

Griggio, Alberto  

FM  

Mostra records
Risultati 1 - 20 di 95 (tempo di esecuzione: 0.008 secondi).
Titolo Data di pubblicazione Autore(i) File
A comprehensive framework for the analysis of automotive systems 1-gen-2022 Cimatti, Alessandro; Corfini, Sara; Cristoforetti, Luca; Di Natale, Marco; Griggio, Alberto; Puri, Stefano; Tonetta, Stefano
A Formal IDE for Railways: Research Challenges 1-gen-2023 Cavada, Roberto; Cimatti, Alessandro; Griggio, Alberto; Susi, Angelo
A Lazy and Layered SMT ({BV}) Solver for Hard Industrial Verification Problems 1-gen-2007 Bruttomesso, Roberto; Cimatti, Alessandro; Anders, Franzen; Griggio, Alberto; Ziyad, Hanna; Alexander, Nadel; Amit, Palti; Sebastiani, Roberto
A Model-Based Approach to the Design, Verification and Deployment of Railway Interlocking System 1-gen-2020 Amendola, Arturo; Becchi, Anna; Cavada, Roberto; Cimatti, Alessandro; Griggio, Alberto; Scaglione, Giuseppe; Susi, Angelo; Tacchella, Alberto; Tessi, Matteo
A Modular Approach to MaxSAT Modulo Theories 1-gen-2013 Cimatti, Alessandro; Griggio, Alberto; Bastiaan Joost, Schaafsma; Roberto, Sebastiani
A Practical Approach to Satisability Modulo Linear Integer Arithmetic 1-gen-2012 Griggio, Alberto
A Simple and Flexible Way of Computing Small Unsatisfiable Cores in SAT Modulo Theories 1-gen-2007 Cimatti, Alessandro; Griggio, Alberto; Sebastiani, Roberto
An Abstract Interpretation of DPLL(T)Verification, Model Checking, and Abstract Interpretation 1-gen-2013 Martin, Brain; Vijay, D’Silva; Leopold, Haller; Griggio, Alberto; Daniel, Kroening
Analysis of Cyclic Fault Propagation via ASP 1-gen-2022 Bozzano, Marco; Cimatti, Alessandro; Griggio, Alberto; Jonas, Martin; Kimberly, Greg
Another Look at LTL Modulo Theory over Finite and Infinite Traces 1-gen-2024 Bombardelli, Alberto; Cimatti, Alessandro; Griggio, Alberto; Tonetta, Stefano
Automatic Discovery of Fair Paths in Infinite-State Transition Systems 1-gen-2021 Cimatti, Alessandro; Griggio, Alberto; Magnago, Enrico
Automatic Generation of Scenarios for System-level Simulation-based Verification of Autonomous Driving Systems 1-gen-2023 Goyal, Srajan; Griggio, Alberto; Kimblad, Jacob; Tonetta, Stefano
Avoiding the Shoals - A New Approach to Liveness Checking 1-gen-2024 Xia, Yechuan; Cimatti, Alessandro; Griggio, Alberto; Li, Jianwen
Broadening the Scope of SMT-COMP: the Application Track 1-gen-2012 Roberto, Bruttomesso; Griggio, Alberto
Certifying Proofs for LTL Model Checking 1-gen-2018 Griggio, Alberto; Roveri, Marco; Tonetta, Stefano
Certifying proofs for SAT-based model checking 1-gen-2021 Griggio, Alberto; Roveri, Marco; Tonetta, Stefano
Combining Symbolic Execution with Predicate Abstraction and CEGAR 1-gen-2024 Jonáš, Martin; Strejcek, Jan; Griggio, Alberto
Comparing Different Variants of the IC3 Algorithm for Hardware Model Checking 1-gen-2015 Griggio, Alberto; Roveri, Marco
COMPASTA = COMPASS + TASTE 1-gen-2024 Bombardelli, Alberto; Bonizzi, Alberto; Bozzano, Marco; Cavada, Roberto; Cimatti, Alessandro; Griggio, Alberto; Nicolodi, Edoardo; Tonetta, Stefano; Zampedri, Gianni
COMPASTA: Extending TASTE with Formal Design and Verification Functionality 1-gen-2022 Bombardelli, Alberto; Bozzano, Marco; Cavada, Roberto; Cimatti, Alessandro; Griggio, Alberto; Nazaria, Massimo; Nicolodi, Edoardo; Tonetta, Stefano